zhongziso
搜索
zhongziso
首页
首页
功能
磁力转BT
BT转磁力
关于
使用教程
免责声明
磁力助手
[udemy] Xilinx Vivado Beginners Course to FPGA Development in VHDL [MyFOM]
magnet:?xt=urn:btih:6a730df71c196c3f8c56821b5715627109dafe74&dn=[udemy] Xilinx Vivado Beginners Course to FPGA Development in VHDL [MyFOM]
磁力链接详情
文件列表详情
6a730df71c196c3f8c56821b5715627109dafe74
infohash:
11
文件数量
461.2 MB
文件大小
2017-1-26 22:29
创建日期
2024-12-2 07:05
最后访问
相关分词
udemy
Xilinx
Vivado
Beginners
Course
to
FPGA
Development
in
VHDL
MyFOM
Section 1 Introduction to Vivado/How to Download and Install Xilinx Vivado Design Suite.mp4 40.27 MB
Section 1 Introduction to Vivado/Introduction.mp4 16.11 MB
Section 2 Lab 1/Coding and Simulating Simple VHDL in Vivado.mp4 34.56 MB
Section 2 Lab 1/Downloading the Bit-stream to the FPGA.mp4 46.23 MB
Section 2 Lab 1/Implementation of VHDL Design in Vivado and IO Pin Planning.mp4 69.15 MB
Section 2 Lab 1/Introduction to the Vivado Design Suite Interface and Creating a New Project.mp4 45.59 MB
Section 3 Lab 2/Design a Block RAM in IP Integrator.mp4 50.5 MB
Section 3 Lab 2/Simulating BRAM memory IP in Vivado.mp4 22.24 MB
Section 4 Lab 3/Designing a Microblaze Soft Processor in Vivado IP Integrator.mp4 59.14 MB
Section 4 Lab 3/Generating a Microblaze using TCL commands in Vivado.mp4 20.17 MB
Section 4 Lab 3/Learn VHDL by Example.mp4 57.22 MB
其他位置